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 
Abstract± Modularity, redundancy and scalability are the key 
features recently sought in High-Voltage (HV) pulse generators 
for electroporation applications. Such features are gained by 
utilizing Modular Multilevel Converter (MMC) Sub-Modules 
(SMs). In this paper, two arms of MMC Half-Bridge SMs (HB-
SMs) are utilized for generating bipolar/unipolar HV pulses for 
disinfection process in water treatment applications. The HB-SM 
capacitors are charged sequentially from a low voltage dc input 
source via a resistive-inductive branch and a reverse blocking 
switch (which is turned ON/OFF at zero voltage/current 
conditions). The energy losses of the proposed capacitor charging 
technique are established mathematically as well as the charging 
time per SM-capacitor. Therefore, the proposed Sequential Pulse 
Generator (SPG) is able to generate high repetitive pulse rates 
with high efficiency regardless the HV level of the pulse. 
Different characterizations of bipolar rectangular pulses can be 
generated. The proposed topology is assessed by 
Matlab/Simulink platform and scaled down experimentation. 
The results establish the viability of the SPG topology for HV 
pulse generation for water disinfection applications. 
 
Index Terms± Electroporation, high-voltage, Modular 
Multilevel Converter (MMC), pulse generator, pulse electric 
field, water treatment. 
 
I. INTRODUCTION 
HLORINATION is commonly used for the disinfection 
process in water treatment applications [1]. Nevertheless, 
recent research established the effectiveness of applying 
Pulsed Electric Field (PEF) to disinfect water from harmful 
microorganisms (such as bacteria and E. coli) [2]. Successful 
disinfection is achieved by lethal electroporation; a process 
that produces electric pores in the biological cell membrane of 
the harmful microorganisms when subjected to High-Voltage 
(HV) pulses. The HV pulses are designed to create pores 
beyond a critical size at which the biological cell can reseal 
[3]. Typically, applying HV pulses of the kilo-Volt magnitude 
range (1-100 kV) with pulse durations ranging between 
nanoseconds and milliseconds is sufficient for lethal 
electroporation [4]. 
 
 
 
 
Among different pulse-waveform shapes, rectangular pulses 
are preferred, as they have an effective pulse plateau [4]. 
Generally, rectangular pulses are generated either in unipolar 
or bipolar shapes. Bipolar rectangular pulses are advantageous 
in terms of subjecting the microorganisms under treatment to 
reversing mechanical stress in addition to the electrical 
stresses [5].   
HV Pulse Generators (PGs) generate HV pulses. 
Traditionally, HV pulse generation is obtained using Marx 
generators, pulse forming networks, and Blumlein lines [6]. 
However, these PGs are bulky, inflexible, and inefficient [7]. 
Therefore, PGs based on semi-conductor switches represent an 
excellent candidate for the classical generators. In solid-state 
Marx PGs, obtaining HV pulses usually exploits the feature of 
charging a number of capacitors in parallel, then connecting 
them in series (by means of semi-conductor switches) to 
discharge across the load, creating the required HV pulse [8]-
[10]. Conventional Capacitor-Diode Voltage Multipliers 
(CDVMs) have been utilized in [11] to generate HV pulses 
across the load, while in [12], the CDVM stages are modified 
by adding Insulated Gate Bipolar Transistors (IGBTs) such 
that all capacitors discharge across the load, and higher output 
voltage can be obtained. 
The inherited capacitors in the Modular Multilevel 
Converter (MMC) Sub-Modules (SMs) can be used for HV 
pulse generation. Generally, MMC-based PGs can be 
classified into two main categories: PGs with HVDC input and 
those with Low Voltage (LV) DC input. In HVDC-based PGs, 
the utilized MMC arms are rated at the HVDC level, as a 
result, balancing the individual SM capacitors to a certain 
voltage is crucial. Also, protection against short circuit at the 
HVDC level is required. In contrast, LVDC-based PGs mainly 
suffer from low repetition rates, and are primarily targeting 
rectangular pulse-waveforms. They may need additional 
bidirectional switches in junction with the MMC-SMs. 
Utilizing the MMC Half-Bridge SM (HB-SM) shown in Fig.1, 
is explored in several publications [7], [13]-[17].  
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Fig. 1. Proposed SPG topology. Fig. 2. Charging process equivalent circuit. 
 
In [13]-[16], generating HV pulses is proposed using HVDC 
input supply. A common feature of these PG topologies is 
sensorless operation, where voltage balance of the SM 
capacitors is assured without any voltage measurements. In 
[13], a diode is added between the adjacent SMs, and with a 
proper switching of the individual SM IGBTs, voltage 
balancing is achieved. In [14], the capacitor voltage balancing 
is achieved through applying a specific modulation strategy to 
insert/bypass SMs. Although these techniques generate HV 
bipolar pulses, they only utilize half of the HVDC input 
voltage, and the operation deteriorates under SM failure. In 
contrast, in [15] an H-bridge, based on four arms of series-
connected HB-SMs, is adopted. The pulse generation 
methodology assures sensorless SM capacitor voltages; 
operation under SM failure; and utilization of the full HVDC 
input, however, it requires a large number of SMs. In [16], 
with two HB-SM arms and two series-connected IGBT arms, 
forming an H-bridge fed from HVDC input, the SM capacitor 
voltages are measured and sorted continuously such that 
different pulse waveform shapes can be generated. In [7] and 
[17]-[18], a specific number of HB-SMs/Full-Bridge SMs 
(according to the required peak-pulse voltage) are charged 
sequentially from an LVDC input then discharged in series 
across the load, forming unipolar/bipolar HV pulses. But the 
charging mechanism is achieved via a relatively high charging 
UHVLVWDQFHV 7KXV WKH FDSDFLWRUV¶ FKDUJLQJ WLPH LV HORQJDWHG
which limits the generated repetition rate and/or the number of 
utilized SMs. 
This paper proposes a bipolar HV PG fed from an LVDC 
input, based on the HB-SMs shown in Fig. 1. The proposed 
topology consists of two arms of series-connected HB-SMs, 
such that one arm, Arm1, generates a positive rectangular  
 
 
pulse polarity and the other arm, Arm2, generates a negative 
rectangular pulse polarity.  
The SM-capacitors in each arm are charged sequentially from 
an LVDC input supply via a resistive-inductive (ݎܮ) branch 
through a reverse blocking switch formed of an IGBT 
connected in series with a diode. The reverse blocking switch 
has a Zero-Voltage Switching (ZVS) at turning ON and a 
Zero-Current Switching (ZCS) at turning OFF. The efficiency 
of the adopted capacitor charging technique is proved 
mathematically to be controlled via the voltage-drop across 
the SM capacitors. Moreover, the individual SM-capacitor 
charging time is deduced. Therefore, the proposed Sequential 
PG (SPG) is able to generate high repetitive pulse rates with 
reduced energy loss and shorter charging time per SM-
capacitor. Different characterizations of bipolar rectangular 
pulses can be generated, namely pulses:  
x with/without combined periods of positive and 
negative Null Load Voltage (NLV),  
x with different positive and negative voltage-peaks, and  
x with different positive and negative durations.  
Additionally, the required SM capacitance is small, leading to 
a reduced converter footprint. Although bipolar rectangular 
pulses are the main target of the proposed topology, it can be 
modified for unipolar pulse generation by utilizing only one 
arm of series HB-SMs of the desired polarity. Table I 
summarizes the key features of the proposed PG in 
comparison with MMC-based PGs.  
The validity of the proposed SPG converter is assessed via 
Matlab/Simulink simulations in addition to scaled-down 
experimentation. Results validate the proposed topology for 
water disinfection applications. 
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TABLE I 
SUMMARY OF THE KEY FEATURES OF MMC BASED PULSE GENERATORS 
 
 
MMC based PG Topologies  
[13] [12] [11] [14] [7] [17] [18] Proposed SPG 
K
ey
 
Fe
a
tu
re
s 
Input voltage HVDC LVDC 
Input DC voltage 
utilization 100% 50% 50% 100% ܰ ൈ100% ܰ ൈ100% ܰ ൈ100% ܰ ൈ100% 
Topology 
description 
Four arms of 
HB-SMs 
forming an H-
bridge, 
switched 
ON/OFF 
simultaneously 
and SM-
capacitors 
clamp the 
voltage across 
SM IGBTs 
Phase leg 
of HB-SMs 
is switched 
via PWM 
technique 
following 
the desired 
wave-
shape 
reference  
Phase leg 
of HB-SMs 
is 
controlled 
via a 
specific 
balancing 
algorithm  
An H-bridge 
formed of 
two HB-SMs 
and two 
arms of 
series-
connected 
IGBTs that 
operate 
under ZVS 
conditions 
ܰ series 
connected 
HB-SMs that 
are charged 
sequentially 
from LVDC 
via a resistor 
 ?  ܰseries-
connected 
HB-SMs 
that are 
charged 
sequentially 
from േLVDC 
via a 
resistor 
ܰ series 
connected 
FB-MMC 
SMs that can 
charge 
sequentially 
from LVDC 
via a resistor 
 ?  ܰseries-
connected HB-
SMs are charged 
sequentially from േLVDC via a 
resistive-inductive 
branch 
Capacitor voltage 
balancing control Required and sensorless 
Required, 
via voltage 
sensors 
Not required. Attained automatically 
Bipolar/Unipolar 
Possible 
without 
physical 
changes to 
topology 
Possible 
with 
physical 
changes to 
topology 
Possible 
with 
physical 
changes to 
topology 
Possible 
without 
physical 
changes to 
topology 
Only 
unipolar 
pulses 
Possible 
without physical change to topology 
Switches utilized 
rather than 
MMC IGBTs 
Not needed 
Diode 
between 
any two 
adjacent 
SMs for 
capacitor 
voltage 
balancing 
Series-
connected 
IGBTs that 
operate with 
ZVS. Not 
necessarily 
the same 
number of 
the MMC 
arm SMs 
Series 
connection 
of diodes to 
bypass the 
load during 
charging. In 
addition to 
two IGBTs 
to allow 
SMs 
charging 
and 
discharging 
Two 
thyristors to 
bypass the 
load at 
charging, 
and four 
IGBTs to 
direct the 
charging 
current   
Thyristor to 
bypass the 
load during 
charging. In 
addition to 
two IGBTs 
to allow SMs 
charging and 
discharging 
Two reverse 
blocking switches 
operate with 
ZVS/ZCS 
conditions 
Repetition rate 
flexibility 
Limited by 
controller 
speed 
Limited by 
carrier 
frequency 
Limited by 
balancing 
algorithm 
Limited by 
controller 
speed and 
voltage 
sensor 
bandwidth 
Limited by SMs charging time 
Operation under 
SM failure 
Possible 
without 
affecting the 
output pulse-
peak, but 
voltage 
stresses 
increases 
across the 
failed SM arm 
Not possible.  
Failure of one SM causes 
capacitor voltage 
imbalance 
Possible 
without 
affecting 
output pulse-
peak, but 
voltage 
stresses will 
increase 
across failed 
SM arm 
Possible, but the output pulse-peak is reduced by the number of 
failed SMs 
No extra voltage stresses are expected 
Scalability Dependent on the HVDC input level Dependent on the number of utilized SMs 
 
II. SPG TOPOLOGY AND OPERATING PRINCIPLE 
The proposed SPG topology, shown in Fig. 1, is comprised 
of a combination of two series-connected HB-SM arms (Arm1 
and Arm2) and two series-connected IGBT-diode switches (S1 
and S2). Each HB-SM in Arm1 and Arm2 has a capacitor ܥௌெ 
in series with an auxiliary IGBT/diode ௫ܶ, and both are 
paralleled to a main IGBT/diode ௠ܶ. Each SM can operate in 
any of three switching states; bypass, insertion and idle, as 
shown in Fig. 1. 
 
 
 
The arrangement of SMs and series IGBT-diode switches 
(S1 and S2) is such that the individual capacitors of the upper ܰ series-connected SMs, Arm1, are charged to ൅ ௦ܸ through 
S1 from input supply ௦ܸ. In contrast, the individual capacitors 
of the lower ܰ series-connected SMs, Arm2, are charged 
through S2 from the same input supply ௦ܸ but in reverse 
polarity. The charging of each individual capacitor, either in 
Arm1 or Arm2, from the input supply is made sequentially via 
an ݎܮ circuit, as shown in the charging equivalent circuit in 
Fig. 2.  
 
 
   
(a) (b) 
 
 
(c) (d) 
Fig. 3. SPG generated bipolar rectangular waveform and the 
corresponding charging/discharging sequence of Arm1 and 
Arm2 capacitors. 
Fig. 4. SPG circuit configurations during bipolar pulse generation stages. (a) Stage I. (b) 
Stage II. (c) Stage III. (d) Stage IV. 
 
Generating a bipolar rectangular pulse of peak voltage ௉ܸ ൌേܰ ௦ܸ, shown in Fig. 3, by the proposed SPG is achieved 
through the following stages (assuming all SM capacitors are 
pre-charged to ௦ܸ): 
x Stage I: Arm1 SMs are inserted, and Arm2 SMs are 
bypassed, while the switches S1 and S2 are turned 
OFF as shown in Fig. 4a. Thus the load voltage is ൅ܰ ௦ܸ for the required positive pulse timeݐ௣, and the 
supply ௦ܸ is disconnected.   
x Stage II: after contributing to the positive pulse 
generation; in Arm1, each SM capacitor voltage 
decreases to ௢ܸ (as illustrated in Fig. 3). Thus, in 
stage II each capacitor is charged to ௦ܸ sequentially. 
Arm1 and Arm2 are idled, while S1 and S2 are 
maintained OFF from stage I, then the first SM in 
Arm1 is inserted. Consequently, S1 is turned ON 
(hence, near ZVS is assured) and the charging 
process, for the charging time (ݐ௖ሻ, starts. Afterݐ௖, 
the charged SM is bypassed and the next SM is 
inserted for charging, etc. After the charging of the 
last SM capacitor, S1 is turned OFF (hence, ZCS is 
assured), then the SM is bypassed. During the total 
charging time of the ܰ sequentially-charged 
SMs,ݐ௣௭ ൌ ܰݐ௖, the load voltage is nulled as shown 
in Fig. 4b.  
x Stage III: for a negative pulse periodݐ௡, a negative 
pulse of peakെܰ ௦ܸ is formed across the load by 
inserting Arm2 capacitors, while bypassing Arm1  
 
 
SMs, and maintaining S1 and S2 OFF as shown in 
Fig. 4c.   
x Stage IV: similar to stage III, the negative NLV 
timeݐ௡௭ ൌ ܰݐ௖ is employed to sequentially charge 
the ܰ individual capacitors of Arm2 SMs through S2, 
see Fig. 4d, while imposing a zero voltage across the 
load. The same approach of turning ON/OFF S1 is 
repeated for S2 such that ZVS and ZCS are assured at 
S2 turn ON and OFF, respectively.    
 
Since the positive and the negative arms of the series-
connected HB-SMs are charged independently, generation of 
symmetrical, as in Fig. 3, as well as asymmetrical rectangular 
bipolar HV pulses is possible as shown in Fig. 5. As a result, 
the SPG allows flexible bipolar rectangular HV pulse 
generation in symmetrical and asymmetrical forms. In Fig. 5a 
symmetrical combined NLV durations pulse is shown when 
the pulse cycle starts with positive polarity. The asymmetry is 
not only in negative (ݐ௡)/positive (ݐ௣) pulse durations as in 
Fig. 5b, but also in negative ( ௡ܸ)/positive ( ௣ܸ) pulse 
magnitudes, as in Fig. 5c. Fig. 5d shows combining both 
asymmetries in a combined NLV pulse when the pulse cycle 
starts with negative polarity. As a result of pulse generation 
flexibility, if one or more of the SMs fails (then bypassed) the 
pulse voltage will be asymmetrical (in magnitude). In order to 
have the same energy content, the pulse width is increased as 
depicted in Figs. 5b and 5d. 
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(a) (b) (c) (d) 
Fig. 5. Symmetrical and asymmetrical bipolar rectangular pulses. (a) Symmetrical combined NLV durations when the pulse cycle starts with positive polarity. (b) 
Duration asymmetry in bipolar rectangular pulses. (c) Magnitude asymmetry in bipolar rectangular pulses. (d) Asymmetrical combined NLV durations when the 
pulse cycle starts with negative polarity. 
 
 
 
(a) (b) 
Fig. 6. Proposed SPG topologies for unipolar rectangular pulse generation. (a) Positive unipolar. (b) Negative unipolar. 
 
For proper SPG operation, the IGBTs in the HB-SMs 
should be rated at the low voltage input dc supply ௦ܸ. 
Although, the IGBTs in S1 and S2 are rated at ௦ܸ, during 
positive and negative pulse generation, a reverse voltage of 
(ܰ െ  ?ሻ ௦ܸ is experienced across S1 and S2, respectively. 
Therefore a series diode to block such a voltage is necessary. 
Alternatively, any reverse blocking device, such as IGCT, can 
be utilized for S1 and S2 [19]-[20].  
If unipolar pulses, with a specific polarity, are preferred 
using the topology in Fig. 1, the arm responsible for 
generating the other pulse polarity is disabled. However, it is 
more efficient and compact to replace the disabled HB-MMC 
arm with a single IGBT switch (Q) rated at ௦ܸ. Figs. 6a and 6b 
show the proposed unipolar SPG topologies for positive and 
negative HV pulse generation, respectively.   
Load modeling depends on the duration of the applied 
pulses [21]. Basically, the sample under treatment is modelled 
by series resistor and capacitor, and is linearly related to the 
resistivity of the medium and its dielectric constant, 
respectively. For a pulse duration comparable to the dielectric 
relaxation time (which is typically in nanosecond order) of the 
medium, the capacitive component of the impedance can be 
neglected [21]-[23].  Thus, the load can be described by 
resistance (ܴ), since the targeted range of pulse durations is in 
microseconds and higher, which are sufficient in water 
disinfection application. 
 
 
III. CHARGING PROCESS ANALYSIS AND SPG SM 
CAPACITANCE SIZING 
Consider the charging equivalent circuit in Fig. 2, where the 
SM-capacitor is initially charged to ௢ܸ such that ௢ܸ ൏ ௦ܸ and 
the resultant capacitor voltage drop due to the previous voltage 
pulse generation is ఈܸ ൌ ௦ܸ െ ௢ܸ. Applying KVL yields: ௦ܸ ൌ ݎ݅ ൅ ܮ ݀݅݀ݐ ൅  ?ܥௌெ න ݅ ݀ݐ (1) 
Differentiate with respect to ݐ and re-arrange terms ݀ଶ݅݀ݐଶ ൅ ݎܮ ݀݅݀݅ ൅ ݅ܮܥௌெ ൌ  ? (2) 
To solve this second-order differential equation; two initial 
conditions are required. Since at re-charging, the initial current 
is zero: ݅ሺ ?ሻ ൌ  ? (3) 
Also, the capacitor voltage is reduced to ௢ܸǡafter discharging 
across the load during pulse generation, hence, at ݐ ൌ  ? 
applying KVL to findௗ௜ሺ଴ሻௗ௧ , ݎ݅ሺ ?ሻ ൅ ܮ ݀݅ሺ ?ሻ݀ݐ ൅ ଴ܸ ൌ ௦ܸ (4) 
Thus, ݀݅ሺ ?ሻ݀ݐ ൌ ௦ܸ െ ௢ܸܮ ൌ ఈܸܮ  (5) 
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TABLE II 
RELATION BETWEENݎ, ܮ AND ܥௌெ  AND THE RESPONSE TYPE 
Response type Overdamped Critically damped Underdamped 
Condition ܥௌெ ൐  ?ܮݎଶ  ܥௌெ ൌ  ?ܮݎଶ  ܥௌெ ൏  ?ܮݎଶ  
Instantaneous 
current equation ݅ሺݐሻ ൌ ܣଵ݁௫భ௧ ൅ ܣଶ݁௫మ௧ ݅ሺݐሻ ൌ ሺܣଵ ൅ ܣଶݐሻ݁ିఈ௧ ݅ሺݐሻ ൌ ݁ିఈ௧ሺܣଵܿ݋ݏ߱ௗݐ ൅ ܣଶݏ݅݊߱ௗݐሻ 
 
Generally, the response of ݅ሺݐሻ depends on the roots of (2). 
The relation between r, L and ܥௌெ that determines the 
response type and ݅ሺݐሻ mathematical expression are 
summarized in Table II. In Table II, ܣଵ and ܣଶ are constants to 
be calculated via the circuit initial conditions, ݔଵand ݔଶ are the 
roots of the differential equation, which are expressed as in 
(6). ݔଵǡଶ ൌ െߙ േ ඥߙଶ െ ߱௢ଶ (6) 
whereߙ ൌ ௥ଶ௅, ߱௢ ൌ ଵඥ௅஼ೄಾ and߱ௗ ൌ ඥ߱௢ଶ െ ߙଶ. 
 
A. Individual SM Capacitor Charging Efficiency  
 
Since a critically damped response represents the margin 
between the other two response types, it is considered in the 
following analysis without loss of generality. The current ݅ሺݐሻ 
can be expressed as follows, while taking the initial conditions 
into account, ݅ሺݐሻ ൌ ఈܸܮ ݐ݁ିఈ௧ (7) 
The energy dissipated in ݎ can be expressed as ܧ௥  where ܧ௥ ൌ ݎ න ݅ሺݐሻଶ݀ݐ ൌ ݎ ఈܸଶܮଶஶ଴ න ݐଶ݁ିଶఈ௧ஶ଴ ݀ݐ (8) 
The integration yields ܧ௥ ൌ ݎ ఈܸଶܮଶ ቈെ݁ିଶఈ௧ሺ ?ߙଶݐଶ ൅  ?ߙݐ ൅  ?ሻ ?ߙଷ ቉଴ஶ (9) ܧ௥ ൌ ݎ ఈܸଶܮଶ  ? ?ߙଷ (10) 
Sinceߙ ൌ ௥ଶ௅, (10) yields  ܧ௥ ൌ ݎ ఈܸଶܮଶ ቆ ?ܮଷ ?ݎଷቇ ൌ  ?ܮݎଶ ఈܸଶ (11) 
However, for a critically damped response type, ܥௌெ ൌ ସ௅௥మ ; 
substitution in (11) gives ܧ௥ ൌ  ?ܥௌெ ఈܸଶ (12) 
The energy supplied ܧ௦ by the source ௦ܸis  ܧ௦ ൌ ௦ܸ න ݅ሺݐሻ݀ݐ ൌ ௦ܸ ఈܸܮஶ଴ න ݐ݁ିఈ௧ஶ଴ ݀ݐ (13) 
Integrating yields ܧ௦ ൌ ௦ܸ ఈܸܮ ቈെ݁ିఈ௧ሺߙݐ ൅  ?ሻߙଶ ቉଴ஶ ൌ ௦ܸ ఈܸܮ  ?ߙଶ (14) 
Similarly, since ߙ ൌ ௥ଶ௅: ܧ௦ ൌ ௦ܸ ఈܸܮ ቆ ?ܮଶݎଶ ቇ ൌ ௦ܸ ఈܸ  ?ܮݎଶ  (15) 
 
 
 
Again, for a critically damped response,ܥௌெ ൌ ସ௅௥మ; 
substitution into (15) gives ܧ௦ ൌ ܥௌெ ௦ܸ ఈܸ (16) 
The per unit (pu) charging inefficiency (ߟ௟௢௦௦) is expressed as ߟ௟௢௦௦ ൌ ܧ௥ܧ௦ ൌ  ?ܥௌெ ఈܸଶܥௌெ ௦ܸ ఈܸ ൌ  ? ఈܸ௦ܸ  (17) 
Thus, the pu voltage drop determines the inefficient 
energyሺ ?ߟ ௟௢௦௦) thus the charging energy efficiency ( ?ߟ ௖௛), 
as follows:  ?ߟ ௟௢௦௦ ൌ  ? ? ?ൈ  ? ఈܸ௣௨ (18)  ?ߟ ௖௛ ൌ  ? ? ?െ  ?ߟ ௟௢௦௦ (19) 
Regardless the response type (ݎܥor under or over 
dampedݎܥܮ), the inefficiency always dependant on the 
capacitor voltage drop. Inductance does not influence the 
efficiency, but affects the charging current peak and capacitor 
charging time.  
 
B. Individual SM Capacitor Charging Time  
 
Generally, for given initial conditions, the overdamped case 
has the longest charging time while the underdamped case has 
the fastest charging time. If a fast response, without severe 
oscillations or ringing, is desired, the critically damped case is 
used. In this paper, the response of the circuit is chosen to be 
underdamped with near unity damping factor. This provides a 
fast charging time with acceptable overshoot and negligible 
oscillation.  The underdamped current is expressed as  ݅ሺݐሻ ൌ ఈܸ߱ௗܮ ݁ିఈ௧ݏ݅݊߱ௗݐ (20) 
After charging the individual SM capacitor, the charging 
current is reduced to zero, hence, the actual charging time ݐ௖כ 
can be calculated by setting ݅ሺݐ௖כሻ ൌ  ?, solving (20) for ݐ௖כ 
yields: ݐ௖כ ൌ ߱ߨௗ (21) 
Accordingly, the software-controller assigned charging time, ݐ௖, for each SM capacitor must be larger than ݐ௖כ (ݐ௖ ൐ ݐ௖כ) such 
that the charging current drops to zero, therefore, assuring 
ZCS of the IGBT. 
 
C. Individual SM Capacitor Sizing  
 
The energy transferred to the resistive load per pulse polarity 
is expressed as [16]: ܧ௅ ൌ ܰଶ ௦ܸଶܴ ݐ௣௟ (22) 
 
TABLE III 
 SIMULATION AND EXPERIMENTAL SPECIFICATIONS 
Parameter Simulation Experimental 
LVDC input voltage            ௦ܸ 1 kV 200 V 
Load pulse peak voltage      ௉ܸ 10 kV 600V 
Input inductance                   ݎܮ DQG+ DQG+ 
Number of SMs per Arm     ܰ 10 3 
Load resistance                    ܴ N  
SM capacitance                    ܥௌெ 5 µF 5 µF 
Assigned SM charging 
time                    ݐ௖ 20 µs 60 µs 
Repetition time                     ௦ܶ 420 µs 400 µs 
Percent remaining 
voltage             ߚ > 0.95 
Safety factor  ߛ 1.3 3.2 
 
 
 
 
 
where ܧ௅ is the per pulse-polarity load energy and ݐ௣௟ is the 
pulse-polarity duration. Accordingly, the load energy is 
transferred from the stored energy in the series inserted SM 
capacitors during pulse generation, hence  ?ܰܥௌெ ௦ܸଶሺ ? െ ߚଶሻ ൌ ܰଶ ௦ܸଶܴ ݐ௣௟ (23) 
where ߚ is the percentage remaining voltage on the SM 
capacitor after pulse generation. Thus, the SM capacitance is ܥௌெ ൌ  ?ܰݐ௣௟ሺ ? െ ߚଶሻܴ (24) 
To account for the neglected voltage drops across the 
semiconductor switches and parasitic resistances, a safety 
factor ߛ ൒  ? is introduced. Accordingly, the SM capacitance 
used in the proposed topology is selected based on  
 ܥௌெ ൌ  ? ܰߛݐ௣௟ሺ ? െ ߚଶሻܴ (25) 
 
  
(a) (b) 
  
(c) (d) 
  
(e) (f) 
Fig. 7. Generation of 10 kV peak, 10µs symmetrical bipolar pulses. (a) Voltage pulses across the load. (b) Ten SM capacitor voltages of Arm1. (c) Ten SM 
capacitor voltages of Arm2. (d) Input charging current of the SM capacitors. (e) Voltage across S1. (f) Voltage across S2. 
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IV. SIMULATION RESULTS 
In order to assess the viability of the proposed SPG 
topology, Matlab/Simulink simulations are used, with the 
specifications in Table III.  
:LWK D ȝV SXOVH GXUDWLRQ DQG  N9 SXOVH SHDN
symmetrical bipolar voltage pulses are depicted in Fig. 7. The 
SM capacitors in Arm1 and Arm2 are charged through the ݎܮ 
branch sequentially to the LVDC supply level ௦ܸ ൌ  ? kV. Fig. 
7a shows the generated pulses across the load while Figs. 7b 
and 7c illustrate the charging and discharging sequence of the 
positive and negative SM capacitors, respectively. The input 
charging current for one cycle is shown in Fig. 7d, where the 
20 SMs of Arm1 and Arm2 are charged sequentially in the 
positive and negative NLV periods, respectively. Based on the 
parameters in Table III, the individual SM capacitor charging 
current drops to zero after the charging time, ݐ௖כ ൌ  ? ?Ǥ ?ȝVDV
a result, in the software controller, the assigned charging time 
for each SM capacitor is set to ݐ௖ ൌ  ? ?ȝV 
Thus, after charging the last SM capacitor, switches S1 and S2 
can be turned OFF safely at ZCS. The voltage stresses across 
S1 and S2 are shown in Figs. 7e and 7f.   
Symmetrical combined NLV durations are shown with a 
positive pulse generated first and with a negative pulse 
generated first, with ȝVSXOVHGXUDWLRQDQGN9SXOVHSHDN 
in Figs. 8a and 8b, respectively.  
In Fig. 9, the generation of asymmetrical bipolar pulses is 
explored. Bipolar pulses with a positive peak of ௣ܸ ൌ 10 kV 
and a negative peak of ௡ܸ ൌ 5 kV with ȝVSXOVHGXUDWLRQIRU
each polarity are shown in Fig. 9a. With 10 kV voltage peak, 
Fig. 9b shows bipolar pulses of positive pulse duration ݐ௣ ൌȝV DQG QHJDWLYH SXOVH GXUDWLRQݐ௡ ൌ ȝV &RPELQHG 1/9
duration pulses of ௣ܸ ൌ 5 kV,  ݐ௣ ൌ ȝV ௡ܸ ൌ 10 kV, and ݐ௡ ൌ ȝVDUHVKRZQLQ)LJF7KHFRPELQHG1/9duration 
pulses of ௡ܸ ൌ 4 kV, ݐ௡ ൌ  ȝV ௣ܸ ൌ 5 kV and ݐ௣ ൌȝVDUH
shown in Fig. 9d. 
 
 
  
(a) (b) 
Fig. 8. Generation of 10 kV peak, 10µs symmetrical combined NLV durations bipolar pulses. (a) Positive pulse generated first. (b) Negative pulse 
generated first. 
  
(a) (b) 
  
(c) (d) 
Fig. 9. Generation of asymmetrical bipolar pulses. (a) Positive and negative polarities magnitude asymmetry. (b) Positive and negative polarities duration 
asymmetry (c) Asymmetrical pulses with combined NLV durations when the pulse cycle starts with positive polarity. (d) Asymmetrical pulses with 
combined NLV durations when the pulse cycle starts with negative polarity. 
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(a) (b) 
Fig. 10. Generation of 10 kV peak, 10µs unipolar pulses. (a) Positive pulse polarity. (b) Negative pulse polarity. 
 
With the parameters in Table III and the unipolar SPG 
topologies illustrated in Fig. 6, unipolar pulses of peak voltage 
10 kV, duration of 10 ȝVDQGUHSHWLWLRQUDWHRI ௦ܶ ൌ  ? ? ? ȝVDUH
generated are shown in Fig. 10. Fig. 10a shows unipolar pulses 
of positive polarity while Fig. 10b shows negative polarity 
unipolar pulses. 
Table IV shows a quantitative comparison between the 
proposed SPG topology and the MMC-based sequential 
charging topologies using a charging resistor in [7], [17]-[18].  
 
The comparison is based on generating HV pulses with a pulse 
peak voltage ௉ܸ ൌ  ? ? kV, repetition time ௦ܶ ൌ  ? ? ?µs (for 
unipolar mode ௦ܶ ൌ  ? ? ?µs), and pulse duration time ݐ௣௟ ൌ ? ?µs across a ܴ  NUHVLVWLYHORDG$VVKRZQLQ7DEOH,9 
the capacitance in the sequential charging topologies in [7], 
[17]-[18] is 60% larger than for the proposed SPG topology. 
But the maximum current of the sequential charging 
topologies in [7], [17]-[18] is 23.3% lower than in the 
proposed SPG topology.   
 
TABLE IV  
QUANTITATIVE COMPARISON BETWEEN SEQUENTIAL CHARGING MMC-BASED PULSE GENERATORS 
 
 Topology  
in [7] 
Topology  
in [17] 
Topology  
in [18] 
Proposed 
SPG Topology 
Charging ࢘Ȁ࢘ࡸ ݎ ൌ  ?Ǥ ?  ݎ ൌ  ?Ǥ ?  ݎ ൌ  ?Ǥ ?  ݎ ൌ	ܮ ൌ  ?0µH 
SM Capacitance, ܥௌெ ൌ  ?Ǥ ? ? µF ܥௌெ ൌ  ?Ǥ ? ? µF ܥௌெ ൌ  ?Ǥ ? ? µF ܥௌெ ൌ  ? µF 
Charging time/SM 
(࢚ࢉ)Ƅ ݐ௖ ൌ  ? ? µs ݐ௖ ൌ  ? ? µs ݐ௖ ൌ  ? ? µs ݐ௖ ൌ  ? ?Ǥ ? µs 
Peak charging current 13.8 A 13.8 A 13.8 A 18 A 
Pulse Polarity Unipolar Bipolar Unipolar Bipolar Unipolar Bipolar Unipolar 
Repetition time (ࢀ࢙) 250 µs 500 µs 250 µs 500 µs 250 µs 500 µs 250 µs 
Number of SM/Arm 10 20 10 10 20 10 
Type of SMs Half-Bridge Half-Bridge Full-Bridge Half-Bridge 
Number of Arms 1 2 1 1 2 1 
Number of MMC 
IGBTs rated at 
LVDC 
20 40 20 40 40 20 
Number of switches 
other than MMC 
IGBTs, and their 
ratings 
*Two IGBTs 
rated at LVDC 
*Four IGBTs 
rated at 
LVDC. 
*Two IGBTs 
rated at LVDC. 
*Two IGBTs rated at 
LVDC. 
*Two IGBTs 
rated at 
LVDC. 
*Two IGBTs 
rated at 
LVDC. 
*One diode 
rated at HV 
pulse level 
(series 
connection of 
devices 
required). 
*Two back to 
back 
thyristors 
rated at HV 
pulse level 
(series 
connection of 
devices 
required). 
*One thyristor 
rated at HV 
pulse level 
(series 
connection of 
devices 
required). 
*One thyristor rated at 
HV pulse level (series 
connection of devices 
required). 
*Two Diodes 
rated at the 
HV pulse 
level (series 
connection of 
devices 
required). 
*One Diode 
rated at HV 
pulse level 
(series 
connection of 
devices 
required). 
ƄThe charging time of the SPG must consider time for ZVS/ZCS conditions. 
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Furthermore, in the bipolar pulse generation mode, the 
proposed SPG can have the same repetition time as the 
unipolar pulse generator, where one of the upper and one of 
the lower SMs can be charged simultaneously, but at the 
expense of doubling the current drawn from the input supply. 
This feature is not possible in the PG topologies in [7], [17]-
[18] due to their hardware structure.  
V. EXPERIMENTAL RESULTS 
 
The scaled-down SPG power circuit of Fig. 1 uses IGBT 
switches (STGW30NC60WD) in the HB-MMC arms, which 
have antiparallel diodes, while switches S1 and S2 are 
comprised of (Infineon IGW60T120) IGBT in series with 
(IXYS DSEI30-10A) ultrafast power diode.  
 
 
Fig. 11. The scaled-down experimental rig. 
 
  
(a) (b) 
  
(c) (d) 
 
(e) 
Fig. 12. Experimental generation of symmetrical bipolar pulses of 1.2 kV peak-peak. (a) Output voltage pulses. (b) Positive arm, Arm1, SM-capacitors 
voltage charging and discharging sequence. (c) Negative arm, Arm2, SM-capacitors voltage charging and discharging sequence. (d) Input charging current. 
(e) Voltage waveforms across switches S1 and S2. 
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The software algorithm was implemented in a Texas 
Instruments (TMS320F28335) DSP to generate the required 
gating signals for the SPG switches. The experimental 
specifications are given in Table III, and the scaled-down 
experimental rig is shown in Fig. 11.   
Fig. 12 shows the generated symmetrical bipolar pulses 
with a peak-peak voltage of 1.2 kV, 20 ȝVpulse duration and ௦ܶ ൌ  ? ? ? ȝVUHSHWLWLRQUDWH7KHJHQHUDWHGYROWDJHSXOVHVDUH
shown in Fig. 12a, while Figs. 12b and 12c show the charging 
and discharging sequence of the positive and negative arm 
SM-capacitors, respectively. In order to generate a peak 
voltage of 600 V per pulse-polarity, the individual SM 
capacitors are sequentially charged to the supply voltage ௦ܸ ൌ200V. The input charging current is shown in Fig. 12d with 
assigned SM charging time ݐ௖ ൌ  ? ?ȝV The voltage 
waveforms across switches S1 and S2 ( ௌܸଵ and ௌܸଶ, 
respectively) are depicted in Fig. 12e, measured as illustrated 
in Fig. 1.  
 
During pulse generation each switch opposing to the 
inserted SM-capacitors is subjected to a reverse voltage of  ௉ܸ െ ௦ܸ ൌ400V, while the other switch is subjected to ௦ܸ ൌ 
200V. 
Generated asymmetrical bipolar pulses are shown in Fig. 
13. 1.2 kV peak-peak, bipolar pulses of ݐ௣ ൌ ȝVDQGݐ௡ ൌ 
ȝVDUHVKRZQLQ)LJD&RPELQHG1/9GXUDWLRQVELSRODU
pulses of ௣ܸ ൌ 600V, ݐ௣ ൌȝV ௡ܸ ൌ 200 V and ݐ௡ ൌ ȝV
are shRZQLQ)LJE3XOVHGXUDWLRQRIȝVFRPELQHG1/9
durations bipolar pulses of ௣ܸ ൌ 100V and ௡ܸ ൌ 400V are 
shown in Fig. 13c. 
Unipolar pulses are generated by enabling the desired pulse 
polarity arm only, as shown in Fig. 14. Positive unipolar 
pulses are shown in Fig. 14a with a peak voltage of 600 V, 
pulse duration of 10 ȝVDQGUHSHWLWLRQUDWHRI ௦ܶ ൌ  ? ? ? ȝV)LJ
14b shows negative unipolar pulses with peak voltage of 600 
V, pulse duration of 20 ȝVDQGD UHSHWLWLRQ UDWHRI ௦ܶ ൌ  ? ? ? 
ȝV 
 
 
 
  
(a) (b) 
 
(c) 
Fig. 13. Experimental generation of asymmetrical bipolar pulses. (a) Positive and negative polarities duration asymmetry. (b) Positive and negative 
polarities magnitude and durations asymmetry with combined NLV durations when pulse cycle starts with positive polarity. (c) Positive and negative 
polarities magnitude and durations asymmetry with combined NLV durations when the pulse cycle starts with negative polarity. 
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(a) (b) 
Fig. 14. Experimental JHQHUDWLRQRI9SHDNXQLSRODUSXOVHVD3RVLWLYHSXOVHSRODULW\ZLWKȝVSXOVHGXUDWLRQE1HJDWLYHSXOVHSRODULW\ZLWKȝV
pulse duration. 
 
VI. CONCLUSION 
 
Complying with the emerging requirements of HV PGs 
such as redundancy, modularity, flexibility and scalability; this 
paper presented a new PG topology. The proposed PG 
topology is fed from an LVDC supply and the circuit 
configuration comprises two arms of series connected HB-
SMs MMC (Arm1 and Arm2) in addition to two reverse 
blocking switches S1 and S2, forming an H-bridge. HV pulse 
generation is possible by sequentially charging the SM 
capacitors during the generated pulse null load voltage 
durations through a resistive-inductive branch and reverse-
blocking switches (which turn ON/OFF at ZVS/ZCS 
conditions). The proposed SPG topology is able to generate 
HV bipolar rectangular pulses with flexible properties in 
magnitude and duration for both pulse polarities. The SPG 
mainly targets bipolar pulses, which have the merit of 
subjecting the sample under treatment to mechanical stresses 
and electrical stresses. Unipolar pulse generation is possible 
by deactivating the undesired pulse polarity arm. The 
capacitance size of the individual MMC-SMs is established to 
be small, in comparison to that a HB-MMC used in HVDC 
transmission applications; hence, the proposed converter has a 
smaller footprint. The efficiency of charging was proved 
mathematically to be controlled by the voltage-drop across the 
SM capacitors, due to conducting the pulse. The explored 
features of the proposed SPG topology via simulations and 
scaled-down experimentation, confirm the viability of the SPG 
for disinfection process in water treatment applications. The 
main contribution of the proposed SPG can be summarized as: 
x It employs an LVDC input supply. 
x It has the ability of generating unipolar/bipolar 
rectangular pulses with controllable voltage peak and 
duration.  
x The number of sequentially charged SMs is a 
function of the required boosting ratio. 
x It does not require voltage sensors. 
 
 
 
The SM capacitors are charged from the LVDC supply via a 
resistive-inductive branch, which allows a controlled 
underdamped current to flow, and charges the capacitors 
swiftly, hence, higher repetitive rates are possible with 
controlled charging current peak. 
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